|
Ottawa, Canada and Bristol, UK - January 13th, 2010 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, and Audium Semiconductor, a developer of highly efficient audio power amplifier integrated circuits, have announced the use of Sidense’s ultra-low-power SLP one-time programmable (OTP) memory in Audium’s recently announced high efficiency AS1001 audio power amplifier chip. The Sidense OTP macro is used to predefine register defaults after a chip reset.
|
|
|
Ottawa, Canada - November 12th, 2009 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced the appointment of Todd Humes as the company’s new Vice President of Product Engineering. Mr. Humes will report to CEO and President Xerxes Wania and will be responsible for working with the engineering team to optimize the cost, quality, performance, reliability, manufacturability and user features of Sidense’s non-volatile memory (NVM) IP products.
|
|
|
Ottawa, Canada - October 13th, 2009 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that AMIMON, the market leader in wireless High Definition (HD) semiconductor solutions, is employing Sidense’s 1T-Fuse™-based one-time programmable (OTP) memory macro technology in chips used for uncompressed wireless high-definition video connectivity. The chips are used in AMIMON’s second-generation WHDI™ (Wireless Home Digital Interface) transmitter and receiver products designed for wireless delivery of full uncompressed 1080p/60Hz HD video content throughout the entire home.
|
|
|
Ottawa, Canada - September 24th, 2009 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that Faraday Technology Corp. (Faraday), a leader in the USB market, selected Sidense’s 1T-Fuse™ single-transistor bit cell, one-time programmable (OTP) macros for use in a USB secure drive application. The 16Kbit Sidense macro provides a highly secure storage medium for protecting data, applications and IDs on the drive.
|
|
|
Ottawa, Canada and Santa Clara, Calif. - June 9th, 2009 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, and SpectraLinear, Inc., a leading provider of timing solutions for the consumer, computation, embedded, and communication markets, today announced that Sidense’s 1T-Fuse™ single-transistor bit cell non-volatile memory macros represented a key component in SpectraLinear’s recently announced PC EProClock® programmable PC clock family.
|
|
-
High-density memory macro helps ParkerVision meet power, cost and form factor constraints
-
Qualified, embedded non-volatile memory (NVM) technology available at multiple foundries
Ottawa, Canada - April 21st, 2009 - Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that its 1T-OTP one-time programmable (OTP) memory IP is available for customer designs at the 65nm process node. Sidense is the first embedded OTP vendor to announce high density (above 1 Mbit) product availability for both standard-logic and low-power 65nm implementation.
|
|
Ottawa, Canada - February 25th, 2009 - Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, has announced that Sidense’s one-time programmable (OTP) memory was selected by Fujitsu Microelectronics Limited for use in ICs fabricated in its low-power 90nm (CS100A-LL) silicon process. These chips using Sidense’s SiPROM memory macros are targeted for use in a variety of consumer, industrial and automotive electronics products.
|
|
Ottawa, Canada - January 6th, 2009 - Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that Sigma Designs (NASDAQ: SIGM), a leader in digital media processor SoCs for consumer electronics, has selected Sidense’s one-time programmable (OTP) memory IP for their future chipset products. Sidense’s flexible SiPROM architecture allows Sigma to securely embed HDCP keys as well as boot code in their next-generation internet protocol television (IPTV) SoCs.
|
|
|
Ottawa, Canada - November 18th, 2008 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced the appointment of Tom Schild as the company’s new Vice President of Sales. Schild will report to CEO and President Xerxes Wania and be responsible for Sidense’s worldwide sales activities as the company’s embedded one-time programmable (OTP) memory products continue to pervade the semiconductor industry.
|
|
|
Ottawa, Canada - September 25th, 2008 - Sidense, the leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that it has won a Companies-to-Watch Award, one of four separate awards categories that make up the 2008 Deloitte Technology Fast 50 Awards, the pre-eminent technology awards program in Canada.
|
|
Ottawa, Canada - September 18th, 2008 - Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that global media company, Red Herring, has selected Sidense as a winner in the semiconductor category and has included the company in the organization’s Canada Top 50 list. The announcement was made this week at Red Herring’s Canada 2008 event, held in Mont-Tremblant, Quebec, Canada.
|
|
Ottawa, Canada - August 27th, 2008 - Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that it has been selected by global media company, Red Herring, as a finalist in the organization’s Canada Top 50 list, part of the Red Herring Canada 2008 event, celebrating Canadian Technology and Innovation. Canada 2008 will be held September 15-17 in Mont-Tremblant, Quebec, Canada.
|
|
Ottawa, Canada - May 20th, 2008 - Sidense,
a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today
announced that W. Robert Genieser and David L. Lyon have joined the Company’s
board of directors.
|
|
- Provides field-programmable, high-density and secure storage
- Two-to-ten times smaller and very low power consumption compared to alternative NVM solutions
Ottawa, Canada - May 13th, 2008 - Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced the Sidense Low Power (SLP) one-time programmable (OTP) memory macrocells for low-power and cost-sensitive applications that require highly secure information storage.
|
|
|
Low-cost, very dense memory IP assures encryption key and code storage security
Ottawa, Canada - April 1st, 2008 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced that Magnum Semiconductor has licensed Sidense's 1T-Fuse™ NVM IP for two of its consumer entertainment products.
|
|
|
Low-Cost Memory IP Solution Provides Increased Density and Security for Consumer Electronics Applications
Ottawa, Canada and Tel Aviv, Israel - March 5th, 2008 - Sidense, a developer of memory semiconductor intellectual property (MSIP) cores for the Logic Non-Volatile Memory (NVM) market, announced today that it has raised $6 million in a venture capital financing round co-led by Vertex Venture Capital, a leading Israeli venture capital firm, and Tech Capital Partners of Waterloo, Canada.
|
|
|
Industry veteran's semiconductor industry and IP experience will enhance spread of embedded non-volatile memory in many digital and analog applications
Ottawa, Canada - February 19th, 2008 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced the appointment of Jim Lipman as its Director of Marketing.
|
|
|
Customers Now Have Wider Access to Industry's Smallest Footprint, Lowest Power and Highest Performance OTP IP
Ottawa, Canada and Shanghai, China - Dec 17th, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced that its one-time programmable (OTP) technology is available on Semiconductor Manufacturing International Corporation's (SMIC) 180nm and 90nm processes.
|
|
|
Allows Flexible, Cost-Effective, High-Performance Products for Consumer Electronics Applications
Ottawa, Canada and Bristol, UK - Dec 3rd, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced that its one-time programmable (OTP) technology has been designed into XMOS' Software Defined Silicon (SDS) programmable semiconductor product that will be manufactured using Taiwan Semiconductor Manufacturing Company's (TSMC) 90nm process. Sidense's OTP memory allows XMOS to cost-effectively provide their customers with a field-programmable, flexible product that supports product differentiation in applications such as home networking and display control.
|
|
|
Embedded Non-Volatile Memory IP Ideal for High-Volume, Cost-Effective Solutions
Ottawa, Canada - Nov 12th, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced it has successfully achieved functional embedded NVM at 65nm silicon and will complete full qualification in Q1 of 2008. The initial 65nm offering includes standard/general and low power/leakage processes.
|
|
|