Designers face the challenge of creating secure, cost-effective, low power, and reliable designs. Sidense's embedded one-transistor, one-time programmable (1t-OTP) technology, based on its patented split-channel 1T-FuseTM bit-cell architecture, enables designers to address this challenge. Sidense's single-transistor bit cell results in better yield, higher security, improved reliability and lower overall product cost.
SHF, SiPROM, SLP (Sidense Low Power) and ULP (Ultra Low Power) - Sidense's OTP IP product families - offer the industry's smallest footprints, low power, fast access times, and high reliability.
Available for advanced process nodes, Sidense SHF memory IP is provided as a complete NVM subsystem providing interfaces and features to support a range of embedded SoC applications. The SHF module integrates the OTP memory and Integrated Power Supply (IPS) hard-macro blocks along with program control, programming and test interface, error correction, and Built-In Self Test (BIST) RTL. Available in macro configurations up to 1.28Mbits, with individual macros combinable to obtain larger memory capacity, SHF applications include code storage, ROM replacement, secure encryption key storage, configuration, fuse replacement, trimming and calibration.
SiPROM macros provide a high-density replacement for masked ROM. Available in densities up to 512 Kbits, multiple macros may be combined to obtain larger memory capacity. SiPROM is ideal for high-capacity code storage and as a ROM replacement when higher security or field-programmability is required. SiPROM macros may be used in an emulated Multi-Time Programming (eMTP) mode and are easily converted into mask-programmable ROMs with a single mask change.
SLP macros offer significant power and size reductions compared to SiPROM macros. They are available up to 256 Kbits and multiple macros may be combined to obtain larger memory capacity. SLP products target ultra low power and cost-sensitive applications such as implantable medical devices, mobile communications and RFID. SLP macros may be used in an emulated Multi-Time Programming (eMTP) mode and are easily converted into mask-programmable ROM with a single mask change.
ULP macros come in several configurations with densities up to 2 Kbits. ULP IP targets applications such as precision analog trimming and offers a field-programmable solution and much smaller area compared to eFuses. ULP provides a very low read voltage, built-in redundancy and data availability upon startup.
Key features of Sidense products include:
- Use standard-logic CMOS fabrication processes
- No additional masks or process steps required
- Foundry Friendly - Portable across foundries and geometries to optimize vendor flexibility
- Highly reliable and secure data storage
- No reverse engineering, unlike charge storage technologies
- More reliable than alternative OTP solutions
- Over 20 years retention time
- Small bit cell dimensions allow an OTP macro to be used in an emulated Multi-Time Programmable (eMTP) mode at the system level
- Industry-leading specifications
- Smallest footprint, as much as 50% less than alternatives
- Low power, as much as 80% less than alternatives
- Read access times down to 10 ns